

FIG. 1




FIG.2




FIG.3




FIG.4




FIG.5




FIG.6




FIG. 7

800

TOMEMORYCONTROLLER #2

DMA

801 DMA CONTROLUNIT A

807

803

REGISTER A

801 DMA CONTROLUNIT B

807

803

REGISTER B

TRANSFER START REGISTER

TRANSFER UNIT

TRANSFER SOURCE ADDRESS

TRANSFER DESTINATION ADDRESS

REMAINING TRANSFER LENGTH

TRANSFER START REGISTER

REQUEST TRANSFER LENGTH

TRANSFER DIRECTION

PROCESSOR #2, START SCRIPT NUMBER

PROCESSOR #1, START SCRIPT NUMBER

810

TRANSFER DATA BUFFER A

805

INITIAL SETTING REGISTER

PROCESSOR #2 EXECUTION SCRIPT NUMBER

PROCESSOR #2 EMPTY AREA LENGTH

PROCESSOR #2 NUMBER OF SCRIPTS

INITIAL SETTING REGISTER

PROCESSOR #2 REQUEST TRANSFER LENGTH

PROCESSOR #1 EXECUTION SCRIPT NUMBER

PROCESSOR #1 EMPTY AREA LENGTH

PROCESSOR #1 NUMBER OF SCRIPTS

SCRIPT REGISTER

PROCESSOR #2 EXECUTION SCRIPT NUMBER

PROCESSOR #2 EMPTY AREA LENGTH

PROCESSOR #1 EXECUTION SCRIPT NUMBER

PROCESSOR #1 EMPTY AREA LENGTH

INITIAL SETTING REGISTER

PROCESSOR #1 REQUEST TRANSFER LENGTH

PROCESSOR #1 NUMBER OF SCRIPTS

806

805

806

TO CACHE MEMORY

TO CACHE MEMORY

FIG.8

113




FIG.9

117




FIG.10




FIG.11




FIG.12

710

PAIR MANAGEMENT TABLE

PAIR TYPE	COPY TYPE	COPY SOURCE APPARATUS	COPY DESTINATION APPARATUS	COPY SOURCE VOLUME	COPY DESTINATION VOLUME	PAIR STATE
LOCAL	—	—	—	0	2	IN PAIR
LOCAL	—	—	—	1	3	IN PAIR
REMOTE	ASYNCHRONOUS	A	B	0	0	IN SPLIT
⋮	⋮	⋮	⋮	⋮	⋮	⋮

FIG.13

720

Port ID	WWN	LUN	Capacity (KB)	MAPPING LUN
010001	XXZZYYXX00002141	3	3,072	01:03
010006	ad00bbffzz00a1ffd	5	5,120	3B:20
⋮	⋮	⋮	⋮	⋮
032F31	XXZZYYXX00002142	2	45,897	02:01

FIG.14

730

HOST ID	PORT ID	LUN	ADDRESS	DATA LENGTH

FIG. 15




FIG. 16




FIG. 17




FIG. 18




FIG.19




FIG.20




FIG.21




FIG.22




FIG.23




FIG.24




FIG.25




FIG.26




FIG.27




FIG.28




FIG.29




FIG.30




FIG.31

PROTOCOL LSI MEMORY SPACE
(PCI BUS SPACE OF PROTOCOL LSI)




FIG.32

